**Abstract** - This paper presents a bidirectional flyback-push-pull dc-dc converter. The main characteristics of the proposed converter are galvanic isolation by high-frequency transformers, high efficiency, reduced number of components and low current ripple at both the input and output DC power supplies. The typical applications include isolated bidirectional interface between two low voltage DC buses, where low current ripple is required. The study presents theoretical analysis, design example and experimental data for an 800 W, 80 VDC input, 160 VDC output and 50 kHz of switching frequency, on the laboratory prototype. The measured performance and theoretical predictions were in good agreement.

**Keywords** – High-Current, Isolated, Low-Current Ripple, Low-Voltage, Push-Pull, Simmetrical Bidirectional Dc-Dc Converter.

**NOMENCLATURE**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\alpha$</td>
<td>Subscript indicating transformer side, $p$ for primary and $s$ for secondary</td>
</tr>
<tr>
<td>$a$</td>
<td>Secondary-Primary winding ratio</td>
</tr>
<tr>
<td>$\text{carrier}_x$</td>
<td>Carrier signal relating to $g_{ox}$</td>
</tr>
<tr>
<td>$C_{go}$</td>
<td>Clamping circuit capacitor of $\alpha$ side</td>
</tr>
<tr>
<td>$D$</td>
<td>Duty cycle</td>
</tr>
<tr>
<td>$D_{gok}$</td>
<td>Clamping circuit diode $k$ of $\alpha$ side</td>
</tr>
<tr>
<td>$D_{ok}$</td>
<td>Diode of switch $S_{ok}$</td>
</tr>
<tr>
<td>$E_{\alpha}$</td>
<td>Voltage source of $\alpha$ side</td>
</tr>
<tr>
<td>$f_s$</td>
<td>Switching frequency</td>
</tr>
<tr>
<td>$g_{ok}$</td>
<td>Transistor $T_{ok}$ gating signal</td>
</tr>
<tr>
<td>$i_{\alpha}$</td>
<td>Current through $E_{\alpha}$ source</td>
</tr>
<tr>
<td>$I$</td>
<td>Current level value of $i_p$</td>
</tr>
<tr>
<td>$\Delta I$</td>
<td>Current ripple</td>
</tr>
<tr>
<td>$i_{s,ref}$</td>
<td>Reference signal of $i_s$</td>
</tr>
<tr>
<td>$k$</td>
<td>Numeric subscript</td>
</tr>
<tr>
<td>$L_{FB0}$</td>
<td>Flyback winding of $\alpha$ side</td>
</tr>
<tr>
<td>$L_{PPok}$</td>
<td>Push-Pull winding of $\alpha$ side</td>
</tr>
<tr>
<td>$l_{FB0}$</td>
<td>Leakage inductance of $L_{FB0}$ winding</td>
</tr>
<tr>
<td>$l_{PPok}$</td>
<td>Leakage inductance of $L_{PPok}$ winding</td>
</tr>
<tr>
<td>$m$</td>
<td>Modulating signal</td>
</tr>
<tr>
<td>$p_{con}$</td>
<td>Power processed by the converter</td>
</tr>
<tr>
<td>$p_{FB}$</td>
<td>Power processed by flyback transformer</td>
</tr>
<tr>
<td>$q$</td>
<td>Static gain</td>
</tr>
<tr>
<td>$R_{ga}$</td>
<td>Clamping circuit resistor of $\alpha$ side</td>
</tr>
<tr>
<td>$S_{ok}$</td>
<td>Switch $k$ of $\alpha$ side</td>
</tr>
<tr>
<td>$T_{FB}$</td>
<td>Flyback transformer</td>
</tr>
</tbody>
</table>

$T_{PP}$ | Push-Pull transformer |

$T_s$ | Switching period |

$T_{ok}$ | Transistor of switch $S_{ok}$ |

$\Delta t$ | Duration of operation stage |

$V_{x,y,\text{max}}$ | Theoretical maximum voltage across $S_{xy}$ switch |

$x_{(n)}$ | Value of $x$ during stage $n$ |

$\langle x \rangle$ | Average value of $x$ over half-switching period |

$X$ | Normalized value of $X$ |

$X_{[n]}$ | Magnitude of the $n$th harmonic of $X$ |

$X_o$ | Value of $X$ in a given operation point |

$\Delta X$ | Variation of $X$ around $X_o$ |

---

I. INTRODUCTION

The electrical load of conventional automobile has increased over the recent years due to the improve of passenger conveniences, such as air conditioner and audio system, and safety, e.g. electric assist steering and ABS brake system, to a degree that the current 14 V electrical power system can no longer meet the energy demand of the vehicle [1], [2]. A new power system has already been proposed to increase the voltage bus to 42 V [3] but this change cannot be done immediately since most of the automotive devices are rated to the current power system voltage. Therefore, a provisional power system with two voltage buses, 14 and 42 V, is necessary to enable this transition. A possible power system architecture is to employ one battery with each rated voltage. Higher power loads, alternator and starter motor are connected to the 42 V battery and lower power loads to the 14 V battery. A bidirectional dc-dc converter is required to interface the two buses in order to: 1) charge the low voltage battery and 2) transfer power from low voltage battery to high voltage bus during critical events such as starting of the internal combustion engine. Galvanic isolation between the two buses is an interesting property to avoid failures related to loss of common ground reference [4]. If the batteries and loads are connected to the same electrical point, a load reference loss establishes a circuit which the higher voltage battery charges the lower voltage one. Since the batteries are of different voltages levels, the batteries voltages will not be equalized and the charge process will continue until the low voltage battery will be overcharged. In this condition, the voltage polarity applied to the low voltage load is inverted. Additionally, low current ripple is required in both batteries to prevent decrease of its life span. These two features are dependable by the choice of the bidirectional dc-dc converter.

Several isolated bidirectional converters were proposed in the recent years that can be employed to aforementioned application. The dual active bridge (DAB) [5], the dual half-bridge (DHB) and their topological variations [6] usually are very interesting options for high voltage buses, about 400 V,
since they present soft switching, high efficiency and high power density. However, filters are necessary at input and output to reduce current ripple and its efficiency decreases for low voltage and high current applications due to the large amount of reactive power that circulates inside the converter. Modulation strategies [7]–[11], design methodologies [12]–[14] and adaptive circuitry [15] were proposed to minimize reactive power at the cost of increasing operation principle complexity. Full-bridge, half-bridge and push-pull topologies [16]–[20] are alternatives to reduce current ripple and present low current ripple in one of the side but still requires a current filter for the other side. This current ripple can be minimized if the duty cycle range is restricted to a region near to the value which occurs zero current ripple. Normally, this value is also the theoretical upper limit and it is not feasible due to prevent short circuit with the transistors and voltage source. Hence, operation with zero current ripple in both sources is not possible. The bidirectional Cuk converter [21], [22] presents low current ripple at both input and output but its efficiency decreases for higher power applications. Moreover, all the topologies above mentioned requires a bulky dc blocking capacitor or an active winding current control to prevent transformer saturation.

In this research, an isolated bidirectional flyback-push-pull dc-dc converter topology is proposed. Thereby, it has some desirable advantages as compared with the solutions mentioned above, namely (a) two switches in each side with a common gate reference; (b) distributed current stress among switches; (c) no need for split dc capacitor; (d) only two switches in the current path and (e) inherent protection against push-pull transformer core saturation in both power flow directions. As the proposed circuit belongs to the push-pull family, the theoretical voltage across the power switches is approximately the double of the DC voltage of the related voltage source; therefore, it is not appropriate for high voltage applications. Thus, as it will be demonstrated hereafter, it is suitable for low voltage and high current applications.

II. PROPOSED CONVERTER AND OPERATION PRINCIPLE

Figure 1 shows the power stage diagram of the proposed flyback-push-pull converter topology, along with typical gate signals. A modulating signal \( m \) is compared to two sawtooth waveforms signals phased by each other by 180°, \( \text{carrier}_1 \) and \( \text{carrier}_2 \), to generate transistors gating signals. Both transformers have the same secondary-primary windings turns ratio \( a \).

The modulation strategy consists of gating transistors \( T_{p1} \) and \( T_{p2} \) by two signals, \( g_{p1} \) and \( g_{p2} \), with the same duty cycle, \( D \), and frequency, \( f_s \), but shifted by half the switching period. Transistor \( T_{s1} \) and \( T_{s2} \) gating signals, \( g_{s1} \) and \( g_{s2} \), are complementary with \( T_{p2} \) and \( T_{p1} \) ones, respectively. Although dead time between the \( g_{p1} \) and \( g_{p2} \) signals is needed as well as between the \( g_{p2} \) and \( g_{p1} \) signals, it is not required between transistors gating signals from the same side. The duty cycle can vary from zero to unity, hence, and there are two operation modes: one in which the primary transistor gating signals are not overlapped and another, in which they are. Since this is a bidirectional converter, there are two sub-modes depending on the power flow directional to each mode above mentioned. Table I defines these operation modes.

![Fig. 1. (a) Power stage diagram of the proposed isolated bidirectional dc-dc converter and (b) the corresponding typical modulator waveforms.](image)

The buck and boost analogies are used since this converter presents similar pulsed or continuous current characteristics at the input and output.

Although there are four operation modes, only Buck\(_{p\rightarrow s}\) and Boost\(_{s\rightarrow p}\) modes will be described herein due to the converter input-output symmetry. However, in the following description, the switches will be considered ideal, and also, transformers have very high magnetizing inductance. Only the first half switching period will be described as the other half is analogous. In the illustrations of the topological state, a circle at the transistor gate will be used as the symbol that represents it is enabled.

![Table 1: Operation Modes](image)
A. Buck\textsubscript{p→s} Operation Mode

First stage: at the instant $t = 0$, transistors $T_{p1}$ and $T_{s1}$ are enabled, but due to the current $i_s$ direction, diode $D_{s1}$ conducts instead of $T_{s1}$. Transistors $T_{p2}$ and $T_{s2}$ are disabled. Current flows through both flyback windings. Figures 2(a) and (c) show this topological state and its equivalent circuit referred to the secondary side. Figure 2(c) demonstrates that the difference between the sources voltages is applied on the windings. Half of this value is applied to each winding since both transformers have the same secondary-primary windings turns ratio. The $v_{FPp1}$ voltage is the difference between $v_{FBp}$ and $E_p$. Therefore $v_{SFp}$ is twice this value and $v_{SFs}$ is equal to this value referred to the secondary side.

Second stage: at the instant $t = DT_s$, transistor $T_{p1}$ is turned off and $T_{s2}$ turned on, while $T_{p2}$ and $T_{s1}$ maintain their previous state. Although $T_{s1}$ and $T_{s2}$ are both gated on, the current $i_s$ flows through diodes $D_{s1}$ and $D_{s2}$. This current also flows through the flyback transformer secondary winding, and its value is twice the value at the end of the previous stage due to the magnetic flux conservation. Figures 2(b) and (d) show this topological state and its equivalent circuit referred to the secondary side, respectively. In this case, as it can be seen in Figure 2(d), the secondary source voltage is only applied across $L_{FBs}$, and the primary source does not affect the windings voltages. The voltages across the push-pull transformer windings are zero. As a consequence, voltages $v_{SFp}$ and $v_{SFs}$ are the sum of $E_p$ and the secondary source voltage referred to the transformer primary side.

Figure 3 shows the relevant waveforms for the converter operating in Buck\textsubscript{p→s} mode.

Fig. 2. (a) First operation stage and (c) its equivalent circuit in Buck\textsubscript{p→s} operation mode. (b) Second operation stage and (b) its equivalent circuit in Buck\textsubscript{p→s} operation mode.

B. Boost\textsubscript{p→s} Operation Mode

First stage: this operation stage begins at the instant $t = T_s/2$, transistors $T_{p1}$ and $T_{p2}$ are enabled, and each one starts conducting half of the transformer primary current $i_p$. Transistors $T_{s1}$ and $T_{s2}$ are disabled. Figures 4(a) and (c) show this topological state and the equivalent circuit referred to the primary side, respectively. Figure 4(c) depicts that $E_p$ voltage is entirely applied on flyback winding $L_{FBp}$ and the $E_s$ voltage does not have influence on the windings voltages. The voltage across the push-pull transformer windings are null and therefore $v_{SFp}$ and $v_{SFs}$ are equal to the voltage sum of $E_s$ and the $E_p$ referred to the secondary side.

Second stage: at the instant $t = (2D - 1)T_s/2$, transistor $T_{p2}$ is turned off and transistor $T_{s1}$ is turned on. Although transistor $T_{s1}$ is enabled, current $i_s$ flows through diode $D_{s1}$. The current $i_p$ is reduced to half of its previous value in order to maintain the magnetic flux unchanged, through the flyback transformer core. Figure 4(b) shows the topological state and Figure 4(d) illustrates its equivalent circuit referenced to the primary side. According to Figure 4(d), the difference between the sources voltages is imposed across the transformer windings, like in the first stage of the Buck\textsubscript{p→s} operation mode. Thereby, the $v_{SFp}$ and $v_{SFs}$ have the same values like in the Buck\textsubscript{p→s} operation mode case.

Figure 5 shows the main waveforms for the converter operating in Boost\textsubscript{p→s} mode.
III. STEADY STATE QUANTITATIVE ANALYSIS

In this section, besides the static gain, maximum voltage across semiconductors, power transferred by the flyback transformer and primary and secondary current harmonic components are presented as function of the duty cycle.

A. Static Gain

In the steady state operation, the average flyback winding voltage is zero over a switching period interval and this restriction is used to determine the converter static gain. As stated before, this converter operates in four operation modes depending on the power flow and duty cycle value. The power flow does not affect the flyback windings voltage waveforms and, therefore, it will not be considered. Hence, only the duty cycle will be taken into account. The average value of the voltage $v_{FBp}$, according to Figures 3 and 5, can be represented by:

$$\frac{2}{T_s} \left( v_{FBs}(1) \Delta t(1) + v_{FBs}(2) \Delta t(2) \right) = 0.$$  

(1)

Substituting the values given in Figure 3, into (1), yields:

$$\frac{2}{T_s} \left( \frac{aE_p - E_s}{2a} DT_s - \frac{E_s}{a} \frac{2D - 1}{2} T_s \right) = 0.$$  

(2)

After appropriate algebraic manipulation, static gain in Buck $p \rightarrow s$ and Boost $s \rightarrow p$ operation modes can be obtained and it is given by:

$$q(D) = \frac{E_s}{E_p} = \frac{a D}{1 - D}.$$  

(3)

For Boost $p \rightarrow s$ and Buck $s \rightarrow p$ operation modes cases, this procedure can be replicated by employing Figure 5. The result is the same as shown by (3). The normalized static gain, shown by (4), is obtained dividing $q(D)$ by $a$, so that:

$$\bar{q}(D) = \frac{D}{1 - D}.$$  

(4)

B. Voltage Stress Across Semiconductors

According to the waveforms depicted in Figures 3 and 5, the maximum voltages across primary and secondary side switches are given respectively by:

$$V_{Spk_{max}} = \frac{aE_p + E_s}{a}$$  

(5)

$$V_{Ssk_{max}} = aE_p + E_s.$$  

(6)

Equation (7) is obtained by isolating $E_s$ in (3) and replacing it into (5):

$$V_{Spk_{max}} = \frac{E_p}{1 - D}.$$  

(7)
The maximum voltage across secondary switches can be rewritten as function of duty cycle and secondary source voltage by isolating $E_p$ in (3) and substituting it into (6), so that:

$$V_{Ssk,\max} = \frac{E_s}{D}. \quad (8)$$

The normalized maximum voltage across primary and secondary switches, represented by (9) and (10) respectively, are obtained dividing $V_{Spk}$ by $E_p$ and $V_{Ssk}$ by $E_s$.

$$V_{Spk,\max} = \frac{1}{1-D} \quad (9)$$

$$V_{Ssk,\max} = \frac{1}{D} \quad (10)$$

C. Power Transferred by Flyback Transformer

The power transferred by the flyback transformer, $(p_{FB})$, in Buck–p–s and Boost–p–s operation modes is determined in this subsection. Primary and secondary current ripple, $\Delta I$, is disregarded. Also, the intermediary steps are not presented for the sake of simplicity.

The power processed by the converter in both operation modes is calculated by:

$$\langle p_{con} \rangle = \frac{2}{T_s} \int_0^{T_s/2} E_p i_p dt$$

$$\langle p_{con} \rangle = 2DE_p I. \quad (11)$$

The average power transferred by the flyback transformer is determined by:

$$\langle p_{FB} \rangle = \left| \frac{2}{T_s} \int_0^{T_s/2} v_{FBp} i_p dt \right|$$

$$\langle p_{FB} \rangle = \begin{cases} E_p I \times \frac{1-2D}{D(1-D)} & \text{if } D < 0.5 \\ E_p I(2D-1) & \text{if } D > 0.5 \end{cases}. \quad (12)$$

The normalized power transferred by the flyback transformer is obtained by dividing (12) by (11), and resulting in:

$$\bar{p}_{FB} = \begin{cases} 1-2D & \text{for } D < 0.5 \\ 2D-1 & \text{for } D > 0.5 \end{cases}. \quad (13)$$

D. Primary and Secondary Current Harmonic Components

Primary current harmonic components are determined by:

$$|I_{p[n]}| = \left| \frac{4}{T_s} \int_0^{T_s/2} i_p e^{-j \frac{n\pi}{2}} dt \right|$$

The normalized primary current harmonic components are obtained dividing (14) by the primary current average value, so that:

$$|I_{p[n]}| = \begin{cases} 2 |I| D & \text{if } n = 0 \\ \sqrt{2} |I| \sqrt{\frac{1-\cos(n4\pi D)}{\pi n}} & \text{if } n > 0 \end{cases}. \quad (14)$$

The same procedure can be applied to the secondary current, resulting into:

$$|I_{s[n]}| = \frac{\sqrt{1-\cos(n4\pi D)}}{\sqrt{2\pi n D}}. \quad (15)$$

The maximum voltage across secondary switches can be obtained dividing (14) by the primary current average value, so that:

$$|I_{s[n]}| = \frac{\sqrt{1-\cos(n4\pi(1-D))}}{\sqrt{2\pi n(1-D)}}. \quad (16)$$

Figure 6 shows the normalized static gain, normalized maximum voltage across semiconductors, normalized power transferred by flyback transformer and normalized harmonic components of the currents in primary and secondary sources versus duty cycle. As it can be noted, the current harmonic components magnitude and power transferred by flyback transformer is zero for duty cycle equal to 0.5. Thus, the primary and secondary current distortion is low, and the flyback transformer has reduced size if the converter operates near this duty cycle. The voltage across the semiconductors is also minimized for this operation point.

IV. COMPARISON BETWEEN THE PROPOSED CONVERTER AND THE CONVENTIONAL PUSH-PULL

A comparison between the proposed converter and the conventional push-pull converter will be presented in this section taking into account the source current ripple feature. The push-pull topology is chosen due to its similarities with the proposed converter: same number of switches and magnetic elements but the analysis is also valid to full-bridge and half-bridge topologies. The proposed converter input and output current ripple are null if the duty cycle is 50 %, as presented in Section III. However, this condition restrains the static gain to a constant value. Generally, the static gain must vary in a range due to source voltage variation and, consequently, the duty cycle also varies. This variance influences differently the current ripple of each converter.

In order to demonstrate this characteristic, two designs were made considering the application presented in Section I, one for each topology. The push-pull voltage source side is connected to the 42 volts battery and the current source side to the low voltage battery. In automotive applications, the battery voltage is around 13 volts but it may vary between 11 and 16 volts depending on the situation, i.e., the static gain varies between 0.261 to 0.381. The secondary-primary winding turns ratio is adjusted to let the converters operate in the best duty cycle zone from the current ripple point of
view. For both converters, this zone is near 50 %. In the case of the proposed converter, duty cycle can vary between 0.449 and 0.542 and, in the push-pull case, the theoretical interval is between 0.344 and 0.5. In practice, 50 % duty cycle must be avoid for push-pull to prevent short circuit between switches and voltage source, hence, the duty cycle upper limit must be lower than 50 % by a safety margin. In this design, a 5 % margin is employed, therefore, the push-pull duty cycle interval is between 0.3 and 0.45.

The push-pull low voltage side current will be considered ripple free. The push-pull high voltage side current waveform is similar to the proposed converter current for duty cycle lesser than 50 %, therefore, (15) can be used to evaluate its current harmonic components. Figure 7 shows the fundamental harmonic component amplitude of the converters primary and secondary normalized current versus battery voltage variation. The PP and FBPP symbols refer to push-pull and the proposed converter cases, respectively.

In the case of the push-pull converter, the \( \bar{I}_p \) current has no ripple but \( \bar{I}_s \) current is almost unitary in the worst case scenario. On the other hand, the proposed converter input/output currents present around 20 % fundamental harmonic component amplitude. At least, one current filter is necessary for each case. This filter can be composed just of a capacitor connected in parallel with the battery and its capacitance is determined by the current harmonic spectrum. Higher current harmonic component amplitude requires higher capacitance and rated RMS current capacitor and, consequently, a more voluminous component. Hence, although the proposed converter requires filters for both batteries, its total filter volume will be smaller than the volume of the push-pull filter since push-pull \( \bar{I}_s \) is larger than the sum of proposed converter \( \bar{I}_p \) and \( \bar{I}_s \) currents.

V. CURRENT CONTROL

In application where the converter interfaces two voltage sources, current control is necessary to establish the processed power value and its direction. Therefore, \( \langle i_s \rangle \) current transfer function is essential and, thence, its deduction will be presented in this section.

Equation (17) represents the average value over half switching period of the voltage \( v_{FBs} \).

\[
\langle v_{FBs} \rangle = \frac{L_{FBs}}{a} \frac{d}{dt} (\langle i_p \rangle + a \langle i_s \rangle)
\]

(17)

Equation (18) represents the converter static gain in terms of average input and output currents.

\[
\langle i_p \rangle = \frac{a D_o}{1 - D_o} \langle i_s \rangle
\]

(18)

Equation (19) is obtained by replacing (18) into (17).

\[
\langle v_{FBs} \rangle = \frac{L_{FBs}}{1 - D_o} \frac{d}{dt} \langle i_s \rangle
\]

(19)

The voltage \( \langle v_{FBs} \rangle \) is also given by:

\[
\langle v_{FBs} \rangle = \frac{E_s}{D_o} D - E_s.
\]

(20)

Equation (21) is obtained by replacing (20) into (19) and manipulating it properly.

\[
\frac{d}{dt} \langle i_s \rangle = \frac{1 - D_o}{L_{FBs}} \left( \frac{E_s}{D_o} D - E_s \right)
\]

(21)

Current \( \langle i_s \rangle \) and duty cycle \( D \) can be rewritten respectively as:

\[
\langle i_s \rangle = \langle I_{so} \rangle + \Delta \langle i_s \rangle
\]

(22)

\[
D = D_o + \Delta D.
\]

(23)
Equation (24) is obtained by replacing (22) and (23) into (21).

\[
\frac{d\Delta \langle i_s \rangle}{dt} = 1 - \frac{D_o}{D_o \cdot E_s} \Delta D
\]  

(24)

After the application of the Laplace transform, the transfer function is obtained by:

\[
G(s) = \frac{\Delta I_s(s)}{\Delta D(s)} = 1 - \frac{D_o}{D_o \cdot E_s} \cdot \frac{1}{s}.
\]  

(25)

Figure 8 depicts the control architecture that can be used to control current \(i_s\). The \(C(s)\) block is the controller and can be a proportional-integral type since the transfer function, \(G(s)\), presents just one pole and no zeros.

\[
I_{\text{ref}}(s) \xrightarrow{C(s)} G(s) \xrightarrow{} I_s(s)
\]

Fig. 8. Secondary current control diagram.

VI. EXPERIMENTAL RESULTS

A laboratory prototype with the specifications given in Table II was designed and built. The corresponding component parameters are given in Table III. Figure 9 shows the power stage diagram of the implemented prototype, with the inclusion of a semi regenerative clamping circuit used to limit the voltage spike across power semiconductors.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Output Power</td>
<td>( P_{\text{con}} )</td>
<td>800 W</td>
</tr>
<tr>
<td>Primary Side Voltage</td>
<td>( E_p )</td>
<td>80 V</td>
</tr>
<tr>
<td>Secondary Side Voltage</td>
<td>( E_s )</td>
<td>160 V</td>
</tr>
<tr>
<td>Switching Frequency</td>
<td>( f_s )</td>
<td>50 kHz</td>
</tr>
<tr>
<td>Nominal duty cycle</td>
<td>-</td>
<td>0.5</td>
</tr>
<tr>
<td>Duty cycle range</td>
<td>-</td>
<td>0.45 to 0.55</td>
</tr>
</tbody>
</table>

Table II

List of Prototype Component Parameters

<table>
<thead>
<tr>
<th>Component</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Flyback turns ratio</td>
<td>( n = 2 )</td>
</tr>
<tr>
<td>Leakage inductances</td>
<td>( l_{\text{PP}1} = 0.505 \mu H, l_{\text{PP2}} = 2.02 \mu H, l_{\text{PP3}} = 2.46 \mu H )</td>
</tr>
<tr>
<td>MOSFETs</td>
<td>( S_{p1}, S_{s1} ): IRGP400PC30UD</td>
</tr>
<tr>
<td>Clamping circuit diodes</td>
<td>( D_{p1}, D_{s1}, D_{p2}, D_{s2}, D_{p3}, D_{s3} ): MUR160</td>
</tr>
<tr>
<td>Clamping circuit resistors</td>
<td>( R_{p1} = 10 k \Omega, R_{s1} = 20 k \Omega )</td>
</tr>
<tr>
<td>Clamping circuit capacitors</td>
<td>( C_{pp} = 400 nF, C_{ps} = 400 nF )</td>
</tr>
</tbody>
</table>

Table III
Fig. 11. Experimental voltages and currents waveforms of primary and secondary sources in Boost\_\textsubscript{p→s} operation mode. Waveforms are very similar to those presented in Section II except for the non-idealities not accounted in the theoretical analysis.

Fig. 12. Experimental waveforms of switches voltages and currents in Buck\_\textsubscript{p→s} operation mode.

Figure 14 presents the efficiency curves for the Buck\_\textsubscript{p→s}, Boost\_\textsubscript{p→s}, Buck\_\textsubscript{s→p} and Boost\_\textsubscript{s→p} modes. The secondary voltage \( E_s \) was adjusted to 160 V in all tests, but the duty cycle was kept at 0.45 for the Buck\_\textsubscript{p→s} and Boost\_\textsubscript{s→p} operation modes, and 0.55 for the Boost\_\textsubscript{p→s} and Buck\_\textsubscript{s→p} operation modes. The maximum measured efficiency was 93.66\% and it occurred at 78\% of rated power in Buck\_\textsubscript{p→s} operation mode.

A proportional-integral (PI) current controller, transfer function presented in (26), was designed and implemented in the laboratory prototype, with a phase margin, PM, of 70° and gain-crossover frequency, \( \omega_c \), of \( 2\pi \times 2000 \) rad/s in order to verify the converter bi-directionality experimentally.

\[
C(s) = K_{PI} \frac{s + Z_o}{s} \tag{26}
\]

In first place, controller zero must be placed to establish the required phase margin at gain-crossover frequency. Its position is determined by (27).

\[
Z_o = \frac{\omega_c}{\tan(PM + 270° - \angle G(j\omega_c))} \tag{27}
\]

\[
Z_o = 2\pi 727 \text{[rad/s]}
\]

Secondly, the \( K_{PI} \), determined by (28), is adjusted to \( |C(s)G(s)| \) have a unitary gain for \( s = j\omega_c \).
Figure 15 shows the current dynamic response of the implemented converter, to a quasi-rectangular current reference, with amplitude of 5 A. According to the figure, power flows from 80 Vdc source to 160 Vdc source when the current is positive, and vice-versa. Therefore, the converter bidirectional power flow capability is fully demonstrated.

\[
K_{PI} = \frac{I_{FBs}}{E_s} \frac{\omega_c^2}{\sqrt{\omega_c^2 + Z_o^2}}
\]

\[
K_{PI} = 4.549 \times 10^{-3}
\]

Fig. 15. Transient response of the converter to a quasi-rectangular current reference \(i_{s,r,f}\), demonstrating the bidirectional power flow capability.

VII. CONCLUSION

The flyback push-pull bidirectional isolated dc-dc converter was addressed in this paper, with the intention to apply it in the control of the power flow between the sources of the dual low voltage systems. From the theoretical analysis and experimental studies conducted in the laboratory, it was possible to draw the following conclusions.

1. The experimental results agreed well with the results predicted in the analysis, both in steady state and transient operation;
2. Both the input and output current ripple, which are severe problems in low voltage and high current applications, are lower in comparison with the conventional isolated bidirectional dc-dc converters, such as the DAB family and conventional push-pull, full-bridge and half-bridge topologies;
3. The appropriate semi-regenerative clamping circuits can be used to protect the power semiconductors against over-voltages caused by the commutation and leakage inductances, instead of the complex clamping circuits, without sacrificing the converter efficiency;
4. The derived equations may be used to design a converter to comply with different specifications and applications.
5. As a fraction of the load power is processed by the flyback transformer, which has some offset current, more studies are necessary to compare the overall transformers size and volume, with pre-existing bidirectional topologies.

ACKNOWLEDGEMENT

The authors would like to show their gratitude to Prof. Gieri Waltrich for his assistance and suggestions in the process of paper revision.

REFERENCES


BIOGRAPHIES

Eduardo Valmir de Souza was born in Florianópolis, Brazil, in 1982. He received B.S. and M.S. degrees in electrical engineering from the Federal University of Santa Catarina (UFSC), Florianópolis, Brazil, in 2007 and 2010, respectively. He is currently working toward a doctorate degree at the Power Electronics Institute/UFSC.

Ivo Barbi was born in Gaspar, Santa Catarina, Brazil, in 1949. He received the B.S. and M.S. degrees in electrical engineering from Federal University of Santa Catarina, Florianópolis, Brazil, in 1973 and 1976, respectively, and the Ph.D. degree from the Institut National Polytechnique de Toulouse, France, in 1979. Currently he is visiting professor in the Department of Automation and Systems of the Federal University of Santa Catarina (UFSC). He founded the Brazilian Power Electronics Society (SOBRAEP).